Kyle Jiang

Kyle is an Electrical Engineering student at UC Santa Barbara. He joined OPUS lab in Fall 2024 as an undergraduate research assistant, and is currently working on software simulations of pbit networks.